• Login
  • Register

Work for a Member company and need a Member Portal account? Register here with your company email address.

Post

Deblina Sarkar's research featured in IEEE Electron Device Society's newsletter

Copyright

Electron Devices Society

Electron Devices Society

by Mark Grinstein-Camacho

Jan. 6, 2022

People
Groups

IEEE Electron Device Society (EDS) highlighted the research journey of Deblina Sarkar, an assistant professor at MIT and AT&T Career Development Chair Professor at MIT Media Lab, in its latest newsletter. The mission of EDS is to promote excellence in the field of electron devices for the benefit of humanity. The EDS newsletter featured Sarkar’s research works related to the development of atomically thin transistor which overcomes the fundamental thermal limitation in power as well as ultra-sensitive electrical biosensors. The article also covered her transition to the field of neuroscience and current research fusing nanoelectronics with biology.

October 2021 EDS Newsletter
Related Content
Publication Research

Deblina Sarkar publications
Publication Research

Glyoxal as an alternative fixative to formaldehyde in immunostaining and super‐resolution microscopy

Katharina N Richter, et al. "Glyoxal as an alternative fixative to formaldehyde in immunostaining and super‐resolution microscopy." The European Molecular Biology Organization Journal (2018)37:139-159.
Publication Research

Designing band-to-band tunneling field-effect transistors with 2D semiconductors for next-generation low-power VLSI

W. Cao, J. Jiang, J. Kang, D. Sarkar, W. Liu and K. Banerjee, "Designing band-to-band tunneling field-effect transistors with 2D semiconductors for next-generation low-power VLSI," 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, 2015, pp. 12.3.1-12.3.4. doi: 10.1109/IEDM.2015.7409682
Publication Research

2D Semiconductor FETs—Projections and Design for Sub-10 nm VLSI

W. Cao, J. Kang, D. Sarkar, W. Liu and K. Banerjee, "2D Semiconductor FETs—Projections and Design for Sub-10 nm VLSI," in IEEE Transactions on Electron Devices, vol. 62, no. 11, pp. 3459-3469, Nov. 2015.